As microprocessor clock speeds continue to climb, it has become increasingly di cult to keep computations supplied with data from memory P + 97 GHI95 MSM97 . One promising solution is to move some of the computation into memory. We focus upon Active Pages, a model of computation that can be implemented inexpensively in conventional DRAMs OCS98 OHK + 99 . Active P age memory systems are meant to accelerate computations on commodity w orkstations and PCs. An unanswered question with Active P ages, and intelligent memory proposals in general, is how to keep data coherent between cooperating processing elements. In the Active Pages programming model, this issue translates to coherence between the main processor caches and Active P age DRAM.
